TRAPE=0, PARPE=0, AAPE=0, ACKPE=0
SCL Stalling Control Register
| STLCYC | Stalling Cycle |
| AAPE | Assigned Address Phase Enable 0 (0): Does not stall the SCL clock during the address assignment phase. 1 (1): Stall the SCL clock during address assignment phase. |
| TRAPE | Transition Phase Enable 0 (0): Does not stall the SCL clock during the transition bit in read transfer. 1 (1): Stall the SCL clock during the transition bit in read transfer. |
| PARPE | Parity Phase Enable 0 (0): Does not stall the SCL clock during the parity bit period. 1 (1): Stall the SCL clock during the parity bit period. |
| ACKPE | ACK phase Enable 0 (0): Does not stall the SCL clock during the ACK/NACK phase. 1 (1): Stall the SCL clock during the ACK/NACK phase. |